I. INTRODUCTION
T ODAY'S high-performance VLSI processes integrate more than several million transistors in an IC using deep submicron lithography. Increased chip size as large as 2 × 2 cm or more is being realized. These circuits are switching in less than a nanosecond, which means both device and parasitics have several gigahertz bandwidth. Such technologies will keep improving in the future. Thus, the chip size and density keep increasing and the minimum feature size continues to decrease. Moreover, such high-performance VLSI circuits will have a lower noise margin due to lower power and higher speed operation.
In such circuits, interconnect lines become one of the crucial design issues for both signal delay and crosstalk because it is necessary to guarantee the signal integrity at the design stage. As technologies advance, their importance will be more apparent because the dominant signal distortions and logic failures will not be due to gates but due to the interconnect lines [1] , [2] . In the complicated multilayered interconnect system, signal coupling and delay strongly affect circuit performance. Thus, accurate interconnect characterization and modeling are essential for today's VLSI circuit design.
In general, transmission lines have been accurately modeled as distributed circuits [3] - [5] . While the distributed circuit model is very accurate, it requires an impractical amount of simulation time. Therefore, most large scale IC CAD tools cannot support such distributed circuit models. In order to improve the accuracy of CAD tools such as router or timing verification tools, a simple but accurate closed-form model for crosstalk noise should be included within them, since the analog simulation CAD tools are too slow for million transistor circuit analysis.
Recently, Sakurai derived a good interconnect crosstalk model [6] . He modeled the transmission line as an network and presented its step response as a power series [7] . Since the series is too complicated to be analytically solved, he used a first-order approximation and then extended the simple expression to two coupled lines. Finally, he derived the crosstalk model in a closed form. This model is good for its intended applications such as two lines and high input impedance gates. However, it overestimates or underestimates the amount of crosstalk signal for more general structures. Moreover, there is a need to extend the model to more than two coupled lines.
In this work, we propose an efficient crosstalk model for CMOS circuits based on realistic assumptions. CMOS circuits are simply modeled as resistance at the driving port and capacitance at the load port. The model is extended to n-coupled lines for multiline circuit analysis. Our new model shows excellent agreement with HSPICE [8] simulations in which a segmented transmission line model is employed. To solidify the developed model, 0.35-m CMOS process-based test patterns were designed and fabricated. Then, high-speed time-domain measurement data were compared with the model in order to show good agreements with the model. This model is based on an asymmetrical interconnect system. The model readily predicts the worst case crosstalk for general structures of n-coupled lines. However, since our model is an -based model, inductive effects were not considered.
The paper is organized as follows. First, a fundamental model of the interconnect transmission line is described. Next, the simple crosstalk model of two coupled lines is derived, 0018-9383/00$10.00 © 2000 IEEE followed by the extension to the general coupled line system. Then, the model is verified with segmented SPICE model simulations which accurately simulate the distributed effect of an IC transmission line. Afterwards, the model validity is solidified by comparing the high-speed TDR/TDT (time-domain reflectometry and time-domain transmission) experiments with the model. Finally, conclusions are presented.
II. INTERCONNECT MODEL FUNDAMENTALS
In general, since interconnect lines are modeled as distributed transmission lines, their mathematical formulation results in the Telegrapher's equation. If the excitation signal is not sinusoidal but a general function, a transmission line response is presented in terms of space and time derivatives
To analytically solve these equations, the details of the transmission system must be understood. Although the full solution gives a more accurate signal representation, it takes a large amount of computation time. Thus, the full solution cannot be applied to more complicated interconnect circuits. In the CMOS on-chip crosstalk noise analysis, dielectric loss ( ) and inductance ( ) can be neglected in the first-order approximation although the inductance cannot always be neglected [9] . In general, the impedance conditions (i.e., source impedance , the line resistance , and load impedance, ) have a substantial influence on the crosstalk noise. If , the inductance effect can be neglected within 10% error. However, if and , the inductive coupling noise cannot be neglected and may become significant. This is not the case for practical CMOS circuits because the driver resistance is moderate and the receiver is a high impedance capacitive load. Thus, the inductive coupling noise in CMOS circuits can be neglected as a first-order approximation. Then (3) In the multiconductor system, such signals and parameters can be presented in matrix form. In many papers [10] - [13] , the equations were rigorously solved for two coupled lines. These solutions are very accurate because they are based on rigorous physical and mathematical analysis. In contrast, since the solution equations are frequency-domain functions or time-domain convolution integrals, time-consuming inverse Fourier transforms or convolution integrals are necessarily required to predict the time-domain responses. Moreover, they require many other computations and matrix manipulations. Hence, these approaches cannot simulate interconnect lines for complicated circuit designs with thousands of transmission lines and multiple interconnect layers. A simple but accurate model is required for such complicated VLSI circuit design.
The most basic building block in CMOS circuits is the inverter. Thus, our model assumes that both driving stage and driven stage is composed of inverters. A more complicated cir- cuit analysis can be achieved by modifying this simple structure. Inverter circuits are a combination of nonlinear devices. However, an inverter is approximately modeled as resistance in the driving stage of interconnect and capacitance in its driven stage as shown in Fig. 1 [14] . The resistance for a moderate size inverter ( ) ranges from 40 to 400 .
III. EFFECTIVE RESISTANCE AND CAPACITANCE
In general, the amount of crosstalk at the quiet line is strongly influenced by the termination conditions and transmission line parameters as discussed in Section II. A capacitive coupling current at the quiet line is divided into two parts (forward current wave and backward current wave), as shown in Fig. 2 . Then, these waves are reflected whenever the impedance is changed (i.e., at the driver and at the receiver) and their directions are reversed. When the noise pulse arrives at the far end, it doubles because of the high impedance capacitance ( ). A large amount of the backward crosstalk (near end crosstalk) is reflected from the near end to the far end because of and adds up with the forward crosstalk. For a long line [in which a rise time ( ) is less than the round trip delay ( ) of the wave], the near end crosstalk voltage is independent of the line length but depends on the input driving voltage. In contrast, the far end crosstalk is proportional to the slope of driving signal and the length of the coupled line. Thus, the longer the line length, the bigger the forward noise (far-end) buildup. Furthermore, far-end crosstalk has a wider noise signal than that of the near end while the near end crosstalk noise is a sharp spike. Thus, the worst-case crosstalk noise for practical CMOS circuit interconnects is at the far end.
In addition, although signal coupling is due mainly to the coupling capacitance, other parameters such as the self-capacitance [6] . The model presented here slightly overestimates but [6] underestimates the crosstalk: (a) 1-mm long line, (b) 5-mm long line, and (c) 1-cm long line.
and self-resistance of the interconnect lines are strongly related to signal propagation speed, risetime, and signal coupling. Thus, the effective self-resistance and self-capacitance must be reconsidered. A simple lumped interconnect model does not match the transmission characteristics of long lengths of integrated circuit interconnects. In fact, the distributed model for signal propagation on a single transmission line shows much a faster risetime than that of the lumped model. This can be shown in the SPICE simulation in Fig. 3 . The distributed model shows a more rapid charging or discharging than the lumped model. The distributed model has a shorter time constant than that of the simple lumped model.
In the distributed circuit representation of a single line, the time delay is not a closed-form solution but it is bounded (even for the uniform interconnects). In order to take the distributed transmission line effect of interconnect line into account, Wyatt gives the approximated step response as follows [15] , [16] : -
Here, the -is not a lumped-line time constant but a distributed-line time constant. The -'s first-order approximation is an Elmore time constant [7] which is a dominant pole approximation for an network. The Elmore time constant ( ) of an N-segment interconnect line is given by -
where and are the line self-resistance and line self-capacitance of a segment, respectively. Thus, the distributed -interconnect time constant ( -) for a long line is totally different from the lumped -interconnect time constant -. In general, the distributed phenomena of the network can be described well by 10-segment model in both phase and magnitude (i.e., ) [17] . Since the crosstalk voltage is a strong function of the self-capacitance and self-resistance, the lumped interconnect model parameters can be modified by using the Elmore time constant. That is, assuming the contribution to the system delay of the interconnect self-resistance and self-capacitance is identical and N is greater than ten, (5) can be represented by - (6) Thus, the effective self-resistance and self-capacitance of the distributed transmission line are considered as and (7) That is, in (7), and can be regarded as effective lumped values that model the distributed transmission line.
IV. SIMPLE LUMPED MODEL OF TWO COUPLED LINE CIRCUITS
The simplest model of interconnects is a network composed of capacitances. However, since such model does not take the interconnect resistance into account, its response will show a waveform that has sharper risetime and more rapid falltime than the actual response. Thus, this simple capacitance model clearly underestimates the amount of crosstalk and gives incorrect wave shapes. Therefore, including the previously derived effective interconnect resistance and capacitance, the lumped equivalentnetwork becomes Fig. 4 . For the time being, we assume a symmetrical structure with the identical input resistances of and identical output loads of . The general model will be derived in the next section. Then, solving the network equations under symmetrical conditions, the modeled crosstalk of the two coupled lines with effective transmission parameters will yield (see the Appendix) (8) where , , , , and are a driver resistance, an interconnect self-resistance, a coupling capacitance, an interconnect self-capacitance, and a load capacitance, respectively. In general, if the signal path is very short, its crosstalk is not dominated by interconnect lines but by gate performances. For the short lines, the effective resistance and capacitance become meaningless and the transistor should be more accurately modeled considering its threshold voltage [15] . However, for such short lines, nobody is interested in crosstalk. In contrast, for moderate length transmission lines or the long transmission lines encountered in important critical path analyses, interconnect effects will dominate the total switching response. Under these moderate and long line conditions, the new interconnect models are tested with SPICE simulations.
To calculate the numerical interconnect parameters, MEDICI [18] was employed which solves Poisson's equations. It assumed interconnect dimensions as shown in Fig. 5 for two coupled lines where the oxide dielectric constant is assumed as 3.9. In this metal dielectric cross section, the load capacitance is 76 fF and transistor gate resistance is 82.76 , while the single iso- Since the sheet resistance of metal is 30-50 m /sq for today's advanced process technology, the resistance can be calculated based on these values. Here, we assume that the sheet resistance is 50 m /sq. Under these conditions, the simulation of two coupled lines is shown in Fig. 6 . Compared with ten-segment SPICE simulation, our model agrees much better for all 1-mm and 1-cm interconnects than [6] . Ref. [6] sometimes underestimates and sometimes overestimates the real value. As it is shown, our model always overestimates the SPICE value a bit because it assumes an abrupt risetime (i.e., unit step function). However, this overestimation is useful since other very small noise sources are present such as inductive coupling noise.
V. EXTENSION TO THE MULTIPLE LINE CIRCUITS
The model in the previous section can be readily extended to multiple line interconnect structures. In the multiple lines, the resistances of the interconnects are approximately equal to those of the single line if their cross sections are identical. However, the multiple line self-capacitances are not so simple as those of a single line. Although their cross-sectional structures are exactly identical, the centerline self-capacitance and outer line self-capacitance are not equal because of different electric field distributions. Moreover, the centerline acts as shielding material for the outer line coupling. In addition, if (i.e., symmetrical structure), the expression is reduced to simpler expression of (8) . In general, for the multiple lines, the superposition principle can be applied to the multiple sources. Thus, if the th line has signal source and th line is victim line, all the parameters of th and th line are presented with superscripts as where (see (10a) at the bottom of the page) and are given by and It should be noticed that in the multiple lines for two lines (11) for more than two lines (12) where (13) Then (14) Hence, the total crosstalk voltage with -independent signal sources for n-multiple line systems becomes (15) The above (15) can be applied to general multiple lines and multiple source interconnect systems.
VI. SIMULATION-BASED VERIFICATION OF THE MODEL
For a transmission line modeled as an network, a ten-segment -ladder network can be accurate in both magnitude and phase [17] . Thus, the model in this paper has been compared with a ten-segment -ladder SPICE model. Note that the analytic model has been derived under the assumption that input excitation is a unit step function. Intuitively, the sharper and (9a) and (10a) The capacitance matrix elements are as follows. The on-diagonal elements represent the self-capacitance of each line, . The off-diagonal elements show the coupling capacitance between each lines, . Using these example values, the model and SPICE show an excellent agreement as reported in Fig. 8 . Thus, our new model shows good agreement with SPICE simulation. That is, the model is within 10% error of the SPICE simulation in the worst case. Moreover, unlike other models, our model never underestimates the response value. Therefore, there are no catastrophic failures due to the underestimation. In order to illustrate our model in more detail, many different interconnect structures were analyzed. Since the metal aspect ratio controls the interconnect resistance, the aspect ratios of 2 and 1/2 were analyzed as a thick and thin metal case. Currently, the aspect ratio of the advanced process technologies is larger than 1.22 [19] . Thus, the thick metal aspect ratio is very aggressively assumed to be 2 (double the metal thickness of Fig. 7) . The cir- [20] cuit model is the same as in previous triple line model. In this case, the resistance matrix is (16) multiplied by 1/2 and the capacitance matrix was determined by using MEDICI as follows:
The coupling capacitance is significantly increased. For this case, SPICE simulation and our model shows very good agreement, as summarized in Table I (thick triple) . Furthermore, if the line spacing is a half of Fig. 7 and the line thickness is the same, the coupling capacitance becomes much larger than the self-capacitance. In this case, the capacitance matrix is pF cm Even for this case, the model and SPICE simulation show good agreement, as shown in Table I mensions and spaces are identical to the triple line structure of Fig. 7 . However, the electrical field distribution around the interconnects is different from the triple-line structure and the capacitance matrix for the five-line structure becomes (18), shown at the bottom of the previous page. As we can see in the capacitance matrix, the outer line self-capacitance and coupling capacitance are different from those of the inner lines. Thus, their crosstalk noise is clearly different from the triple lines. Moreover, since the different switching scenarios of input line sources may cause different crosstalk phenomena, each switching scenario must be investigated. The first case, the third line (centerline) is victim line and all other lines are switching. The equivalent circuits are shown in Fig. 9(a) and the signal transition of input source is shown in Fig. 9(b) . Note that, because of the shielding effects, the lines within the dotted box in Fig. 9 (a) have a dominant affect on the crosstalk. The model and SPICE simulation for different lengths are compared with lines undergoing several switching scenarios. SPICE simulation shows the worst case crosstalk is case_A_1. As another example for the same structure, the second line is victim line and all other lines are switching as culprit lines. It is shown in Fig. 10 . The worst case crosstalk is case_B_1 where all the lines except line 2 go from logic 0 to logic 1. For the comparison of different switching scenarios, SPICE simulation and crosstalk model results are shown in Table I . Our model shows good agreements in Table I with both case_A_1 and case_B_1 which are the worst switching scenarios. In summary, the other combinations of the switching scenarios have agreement that is almost identical to these two special cases. Thus, the proposed model can accurately estimate the crosstalk for general multiline systems
VII. EXPERIMENTAL VERIFICATION OF THE MODEL
In order to solidify the model validity, high-speed TDR/TDT measurements were performed with cross-coupled test patterns, as shown in Fig. 11 . They were designed and fabricated by using a 0.35-m CMOS process technology. Lines are over oxide in which the dielectric constant is assumed as 3.9. The oxide thickness is 0.8 m. The line spaces of the patterns are 0.8, 1.0, and 1.2 m, respectively. The line length is 8000 m long. The line width and thickness of them are 1.0 and 1.2 m, respectively. The silicon substrate is doped with the P-type of the concentration of 10 cm and it is about 300 m thick.
For the measurements, an HP54121T sampling oscilloscope is connected to a Cascade Microtech Probe Station. The input step pulse of the HP5121T has 100 mV magnitude and 40 ps risetime. The far-end crosstalk of the cross-coupled structures can be measured with the GSG (ground-signal-ground) pairs of microwave probe tips.
The circuit representation of the measurement system is shown in Fig. 12 . However, it is inherently difficult to directly compare the model with the test structure measurement data because there is the terminal resistance at port 2. Thus, finding the effective load resistance (Rx) by using one of the patterns, the circuit can be modified into the similar circuit as in the model. The modified circuit is shown in Fig. 13 . Once the Rx is determined, then the model can be compared with the experimental data of other patterns. The Rx was measured as about 90-100 in this system. Furthermore, since the field-solver-based parameter extraction cannot reflect the process variations, the resistances and capacitances for the test patterns were also measured with HP4275 Impedance Analyzer. The measured RC parameters are shown in Table II. (A3) Under these conditions, the model is compared with the TDT measurement at the test point. The model and measurement data are compared in Fig. 14. As shown in Fig. 14, they show good agreements.
VIII. CONCLUSION
A simple crosstalk model was developed. To develop the model, the inverter was assumed to have a linear resistance at the driver and linear capacitance at the receiver. Since all the transmission line coupling was induced through the distributed coupling capacitances, effective lumped parameters were introduced. For the model, we introduced the Elmore time constant and derived effective transmission line parameters. That is, the effective self-capacitance and self-resistance were deduced from the approximated Elmore delay model so that the model was simplified. The simple two-coupled line model was extended to multiple lines. The extended model is also in very simple closed-form. The results show excellent agreement with SPICE simulation. Moreover, the simulation results of triple lines and five lines with different switching scenarios (which are usually used for the worst case crosstalk) verify that our model gives excellent agreement with the segmented SPICE model. Furthermore, in order to establish the model validity, 0.35-m CMOS process-based test patterns are designed and TDR/TDT measurements were performed. The model shows good agreements with the measurements. Thus, our model can be used for the complicated high performance VLSI circuit design since the signal integrity analysis for complex circuits related to crosstalk can be easily predicted. Moreover, since the model can be readily implemented into the existing CAD models, it can be directly used in the industry. Therefore, the time domain signal of (8), , is found by the inverse Laplace transform. 
where the denominator of (A5) is (A6)
Thus, letting the roots of (A6) to be and , the can be represented as (A7)
The time domain crosstalk noise of (9), , can be determined by performing the inverse Laplace transform of (A7).
